IC Design Engineer (STA/ Synthesis)

Broadcom · broadcom.com

USA-CA San Jose Innovation Drive; USA-CA Irvine Alton Parkwa Full-time 3 days ago
Workplace
On-site
Location
USA-CA San Jose Innovation Drive; USA-CA Irvine Alton Parkway Bldg 2; USA-Allentown-1110 American Parkway NE; USA-Colorado-Fort Collins-4380 Ziegler Road; USA-CO Broomfield
Who can apply
Based in the United States: you usually need the right to work there

Check your CV against this job

Free · No signup · A 0–100 ATS match score and the keywords you're missing.

Check my CV free

$14.99/month in most countries, cancel anytime. Already have an account? Log in

About the role

Please Note:

1. If you are a first time user, please create your candidate login account before you apply for a job. (Click Sign In > Create Account)

2. If you already have a Candidate Account, please Sign-In before you apply.

Job Description:

Broadcom is looking for a lead STA/ Synthesis engineer. In this role, you will be contributing to constraint development, constraint validation, synthesis, audits (CDC, RDC, Static Equivalence, Low Power) and timing closure of mission critical IP and ASIC blocks in advanced technology nodes

Responsibilities Include:

* Develop and validate timing constraints for intricate SoC designs. * Perform static timing analysis (STA) using industry-standard tools (e.g., PrimeTime, Tempus) * Perform synthesis and run static audits (CDC, RDC, Low Power, equivalence) for high speed, complex digital and mixed signal blocks * Define and implement timing signoff methodologies, including process corners, derates, and uncertainties. * Conduct pre-route timing checks and quality of results (QoR) analysis. * Automate timing analysis processes using scripting languages such as Tcl or Perl. * Provide guidance on clock tree synthesis and optimization for energy-efficient designs. * Ensure compliance with timing signoff checklists and criteria. * Generate timing ECO's for timing closure * Drive timing closure for complex IP and ASIC blocks

Qualifications:

* Experience with high-complexity silicon in advanced technology nodes. * Familiarity with timing constraint development for hierarchical designs. * Knowledge of clock tree planning and implementation for SoCs. * Experience with timing ECO creation and final timing signoff. * Proficiency in using STA tools (e.g., PrimeTime, TCM, Tempus) and scripting languages (e.g., Tcl, Perl). * Proficiency in using synthesis and audit tools (DC-T, Genus, Fishtail, VCLP, Formality)  * Strong understanding of ASIC design flows, including RTL and place-and-route. * Excellent problem-solving skills and attention to detail. * Effective communication and teamwork abilities. * Ability to work independently in a fast paced, cross geographical environment. * Direct or indirect experience with RTL/ Design is a plus * At a minimum Bachelors and 12+ years of related experience or Masters degree and 10+ years of related experience or PhD and 7+ years of related experience. At this level post-graduate coursework is highly desirable

Compensation and Benefits

The annual base salary range for this position is USD 143,800.00 To USD 230,000.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer.  We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law.  We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

About jobs in the United States

Open jobs
191,950 open jobs in the United States, 31,289 of them posted in the last 7 days. See all Jobs in the United States
Typical advertised pay
$85,000 – $185,000 a year for the middle half of the 69,928 job ads from 7,712 employers that state a salary in US dollars (median $134,000). This is base pay as advertised, not total compensation.

Tools and guides for your application

Get matched & apply with FindAJobAI

Upload your resume once. We score every job against your profile, tailor your resume and cover letter, and autofill the application.