Physical Verification Engineer

Salience Labs

Oxford, United Kingdom Full-time 2 days ago
Workplace
On-site
Location
Oxford, United Kingdom
Who can apply
Based in the United Kingdom: you usually need the right to work there

Check your CV against this job

Free · No signup · A 0–100 ATS match score and the keywords you're missing.

Check my CV free

Free to start. Already have an account? Log in

About the role

About us

Salience Labs is building an industry-defining approach to optical circuit switching for AI infrastructure, engineered for real latency reduction and cost savings. We're moving towards real-world deployment, and joining at this stage means genuine ownership over that next chapter, working alongside a highly technical team on one of the most consequential problems in AI infrastructure today.

About the Role

We’re looking for a Physical Verification Engineer to drive DRC/LVS signoff for our integrated circuit and photonic integrated circuit (PIC) designs. You’ll work at the intersection of electronic and photonic design, running and debugging verification flows against foundry PDKs and helping keep our tapeouts clean.

What You’ll Do

* Run and debug physical verification (DRC, LVS, extraction) on IC and photonic IC layouts

* Debug LVS/DRC discrepancies, including port mismatches, hierarchy mismatches, and device recognition issues

* Read, manipulate, and QA GDS/OASIS layout data

* Maintain and extend verification runsets and rule decks

* Build Python/Tcl/shell tooling to automate verification flows and triage error reports

* Maintain verification libraries and runsets under version control, with controlled release processes

* Handle third-party and foundry IP with care, following licensing terms

* Work with design, layout, and CAD teams to close out verification issues ahead of tapeout

* Document known issues, workarounds, and runset changes

What You Bring

Required

* 3+ years of hands-on physical verification experience in IC design

* Practical experience with Siemens Calibre and/or Synopsys ICV for DRC/LVS signoff

* Experience with custom/analog layout tools such as Cadence Virtuoso or Synopsys CustomCompiler

* Strong working knowledge of GDS/OASIS formats and LVS concepts

* Proficiency with Linux and scripting in Python, Tcl, or shell

* Experience managing rule decks, runsets, or libraries under version control (e.g., Git)

* Ability to independently debug complex hierarchical netlist and layout issues

* Strong written communication for documenting root causes and fixes

Nice to have

* Photonic IC verification experience

* Experience with Verilog/SystemVerilog netlists

* Exposure to foundry PDK qualification

* Experience building internal automation to scale verification

Find Jobs in United Kingdom on Arbeitnow

About jobs in the United Kingdom

Open jobs
29,587 open jobs in the United Kingdom, 5,519 of them posted in the last 7 days. See all Jobs in the United Kingdom
Typical advertised pay
£44,000 – £105,000 a year for the middle half of the 2,274 job ads from 571 employers that state a salary in British pounds (median £69,000). This is base pay as advertised, not total compensation.

Tools and guides for your application

Get matched & apply with FindAJobAI

Upload your resume once. We score every job against your profile, tailor your resume and cover letter, and autofill the application.